Ternary logic has the lowest cost of complexity, here, we demonstrate a CMOS hardware implementation of a ternary adder using a silicon metal-on-insulator single electron transistor. Gate dependent rectifying behavior of a single electron transistor (SET) results in a robust three-valued output as a function of the potential of the single electron transistor island. Mapping logical, ternary inputs to the three gates controlling the potential of the single electron transistor island allows us to perform complex, inherently ternary operations, on a single transistor. Single electron transistors (SETs) are promising candidates to go beyond conventional CMOS scaling, 1 combining low power consumption and new device functionality. Many schemes have been proposed and implemented, 2-6 including schemes that go beyond Boolean logic.
Single electron transistors (SETs) are promising candidates to go beyond conventional CMOS scaling, 1 combining low power consumption and new device functionality. Many schemes have been proposed and implemented, [2] [3] [4] [5] [6] including schemes that go beyond Boolean logic. [7] [8] [9] Non-Boolean, or multi-valued logic, reduces the number of operations necessary for each calculation. However, there is a large basis that needs to be stored. Hence there is a trade off between the number of bits needed to encode information and the distinct number of symbols, the system can recognize. It can be shown that three-valued, or ternary logic, is the optimum number in terms of cost of complexity. 10 By implementing more than one gate for each SET, the complexity of an operation performed per transistor can be much greater than a simple switch. In addition, silicon SETs have been shown to exhibit gain or can be concatenated in SET/field-effect transistor (FET) hybrid circuit that exhibits gain [3] [4] [5] and can operate up to room temperature. 11, 12 In this paper, we will demonstrate how charge quantization of a multi-gate silicon metal-on-insulator single electron transistor (MOSSET) can be utilized to perform the logic operations required for a balanced ternary addition. Our MOS-SET devices are fabricated on a standard CMOS platform and can, therefore, readily be integrated within a very large scale integration (VLSI) environment. They are fully compatible with the multi-billion dollar silicon CMOS industry.
There are two ways to express an integer value T in ternary digits, trits. In the unbalanced ternary notation, each trit can have the value 0,1,2. For the implementation of a ternary full addition, we chose the balanced notation, in which case each trit can have the value 1 (¼ À1), 0, or 1. Regardless of the notation used, a n trit number t n …t 2 t 1 t 0 corresponds to a decimal number d ¼ P n i t i 3 i . The addition of two ternary inputs can be expressed using two trits. The index of the first trit t 0 , the sum, is that of the two added inputs. The second trit t 1 is the carry-out, which is carried to the next index. The sum and carry-out trits for the half addition of ternary inputs x and y can be calculated as The truth table of a balanced ternary half adder is shown in Table I . When we consider the sum in the truth table, we can identify a periodic anti-diagonal pattern of the form 1,1,0. A full adder takes the carry-out from the previous addition and uses it as an input for the next addition. The sum and carry-out trit for the full addition of ternary inputs x and y and carry-in input z can be obtained in a similar fash-
Evidently, the resulting truth table for a carry-in value z ¼ 0 is that of a half addition. In the case of carry-in z ¼ 1 (see Table II ) for the sum out, the anti-diagonal pattern has shifted one line up along the diagonal. Similarly, for carry-in z ¼ 1, the pattern that corresponds to the sum out digit has shifted down one line (see Table III ). Furthermore, the carryout has the same periodic anti-diagonal pattern with a period of three lines and also shifts one line up for carry-in z ¼ 1 and one line down for carry-in z ¼ 1. Our multi-gate MOSSET device is fabricated on 200 mm silicon-on-insulator wafers in a CMOS platform. Similar devices are discussed in Ref. 13 . The device consists of a 200 nm long, 50 nm wide, and 8 nm thick Si channel and an implanted metallic source and drain contact. The channel region beneath the top gate and spacers remains undoped during the implantation, forming a single electron transistor. The charging energy of the SET island is 16 meV. By applying a positive voltage to the top-gate, the potential of the SET is lowered. The potential of the SET can be further controlled by a polycrystalline sidegate distanced 40 nm away from the channel and the silicon substrate, 145 nm below a buried oxide, which is used as a global back-gate. The result is a single SET with three control gates. The total electrostatic energy of the SET in the case of zero applied bias is given by
where N is the number of electrons on the dot and C T(S , B)G and V T(S , B)G are the capacitance from the dot to top-(side-, back-)gate and voltage applied to the top-(side-,back-)gate, respectively. The total capacitance coupled to the dot 2011) dot, l N ) in the source-drain current versus gate voltage applied on each gate. In order to obtain three distinct outputs 1, 0, and 1 as a function of gate voltage, we utilize the rectifying behavior of the single electron transistor. 14 Figure 1 illustrates how, when an alternating bias voltage V B is applied, this results in either an average zero, a negative or a positive source-drain current, depending on the electrochemical potential of the dot that is controlled by the gate voltage.
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The average current resulting from the alternating bias voltage as a function of top-and side-gate voltage is shown in Figure 2 . By mapping the logic inputs x and y to the top-and side-gate voltage, we can either obtain an output current corresponding to the negative of the sum trit, or an output current that corresponds to the negative of the carry-out trit.
A full addition is obtained by mapping the carry-in trit z onto the back-gate voltage. Figure 2(d) shows the shift in the anti-diagonal pattern due to the change in electrochemical potential by applying a voltage to the back gate.
In more general terms, we can say that for a three gatesingle dot device, the electrochemical potential l on the dot is the linear sum of gate voltages. That is (V x þ V y þ V z ) C G /C, in the ideal case where all gate capacitances have the value C G . The net current due to an alternating bias voltage is
Thus, by engineering the gate capacitance, one can in principle fabricate devices that calculate either the sum or the carry-out trit for the same input voltages. A schematic circuit diagram is shown in Figure 3 , illustrating how two SETs can be used to perform a full balanced ternary addition. The resulting output current of the first addition can be amplified to a voltage that in turn can be used as the input for the next addition. [3] [4] [5] Placing the amplification stage in close vicinity to the SET island overcomes the problem of slow RC times, since only a small gat capacitance needs to be charged. Moreover, this scheme can be implemented on recently demonstrated room temperature SETs. 10, 11 In conclusion, we have shown that by utilizing the gate dependent rectifying behavior of a single electron transistor, we can make a device that operates inherently in balanced ternary logic variables. Combining this ternary mode of operation with the ability to have more than one gate controlling, the potential of the SET island allows us to intrinsically perform complex ternary logic operations on a single transistor, which we demonstrate experimentally. FIG. 3 . Schematic circuit diagram of two concatenated balanced ternary full adders. The SET that calculates the sum trit is indicated by a large circle. The carry-out trit is calculated by the SET that has a C G 3 times smaller than that of the sum SET and is indicated by the small circle. The carry-out is amplified by an inverting buffer in order to be passed to the next addition.
